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ABSTRACT
Timing and power consumption play an important role in
the design of embedded systems. Furthermore, both prop-
erties are directly related to the safety requirements of many
embedded systems. With regard to availability requirements,
power considerations are of uttermost importance for battery-
operated systems. Validation of timing and power requires
observability of these properties. In many cases this is dif-
ficult, because the observability is either not possible or re-
quires big extra effort in the system validation process. In
this paper, we present a measurement-based approach for
the joint timing and power analysis of Synchronous Dataflow
(SDF) applications running on a shared memory multipro-
cessor systems-on-chip (MPSoC) architecture. As a proof-
of-concept, we implement an MPSoC system with config-
urable power and timing measurement interfaces inside a
Field Programmable Gate Array (FPGA). Our experiments
demonstrate the viability of our approach being able of ac-
curately analyzing different mappings of image processing
applications (Sobel filter and JPEG encoder) on an FPGA-
based MPSoC implementation.
CCS Concepts•Computer systems organization→ System on a chip;
Embedded hardware;
1 Introduction
Low power consumption and meeting real-time require-
ments are key issues in embedded systems design. With the
growing computational demand of nowadays applications in
the automotive, avionics and multimedia domain, the size
and complexity of embedded systems based on multiproces-
sor platforms (MPSoCs) is increasing and thus leading to
high power consumption. MPSoCs are used ubiquitously
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in modern designs and their power consumption may have
a major impact on the overall system power consumption.
Especially for mobile battery powered computers the main
fraction of the overall power consumption is due to complex
processing elements (radio, main processor, graphics accel-
erator) [6].
There are mainly two approaches for the estimation of power
consumption of MPSoCs: Analytical and empirical meth-
ods. By the analytical methods a mathematical model of
the device under test (DUT) is constructed where the com-
ponents influencing the DUT power are modeled (e.g. cir-
cuit switching activity) and an analysis is made to obtain
estimates for average/peak power consumption. In empiri-
cal methods, power consumption is measured directly on the
hardware for single devices e.g. for the processor, or for the
whole MPSoC.
Power estimation of an MPSoC is not an easy task due to the
lack of observability. In many cases, power measurement can
only be performed at the MPSoC’s power rail inputs and no
direct relationship between the running software and mea-
sured power consumption can be established. The measured
power consumption consists of a static and a dynamic part.
The static power contribution depends on parameters that
are fixed at MPSoC design time (chip area, used technol-
ogy and process variation/corner) and dynamic properties
that can be externally controlled (supply voltage, ambient
temperature). In this paper, we assume static power to be
constant. Although this is an oversimplification, the control
of static power consumption is out of the scope of this pa-
per. The dynamic power contribution (i.e. switching activ-
ity) is completely application and data dependent [13] and
is affected by many factors. E.g., the software functionality,
mapping of software tasks to processors, software scheduling,
communication between tasks and the resulting communica-
tion and computation resource utilization. In this paper, we
will focus on the measurement of the dynamic power con-
sumption.
In this paper, we present a measurement-based approach for
time and power analysis of multiple Synchronous Dataflow
(SDF) applications running on an MPSoC implemented on
an FPGA. As application model we use the SDF model of
computation (MoC) [12], because it offers a strict separa-
tion of communication and computation. An SDF applica-
tion consists of computation kernels called actors (see top
of Fig. 1), and communication channels following the FIFO-
concept. The execution of an actor has three phases: a) The
read phase where all data are read from all incoming chan-
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nels; b) The computation phase, where data is processed;
c) The write phase, where the actor writes the output data
into the FIFO-buffers of all outgoing channels. This allows
us to analyze the communication and computation time and
power consumption of our application separately. Our ap-
proach comes with the following contributions:
1. We present a measurement concept which allows a
minimal invasive timing and power analysis of the SDF
applications at different granularity levels e.g. for sin-
gle phases (Write, Compute, Read) of an actor, for
single SDFGs and for the whole system application,
2. We integrate a low-cost measurement board (Mageec
[2]) with a customized measurement controller (imple-
mented in the FPGA) to realize a low-cost implemen-
tation of our flexible measurement concept, allowing
power and time analysis of a given implementation in
an automated way.
2 Related Work
Various approaches utilize measurement-based methods for
the direct evaluation of FPGA power consumption or the
validation of power models (estimations).
Schreiner et al. [18] used an FPGA board with an integrated
measuring electronics for this purpose. It captures the power
consumption but with a low sampling rate of 6,25Hz which
is too small to enable a detailed analysis of short sub-phases
of the software to be measured.
A high-level power model for FPGA-based MPSoCs was pre-
sented in [16]. For the evaluation of this model, the power
consumption is measured and compared with the predicted
values. The measurement was made with the help of the
Virtex-6 FPGA with its integrated electronics that stores
the measured power values in internal measurement regis-
ters (with a sampling rate of 5 Khz).
The work in [8, 9] exploits the clean semantics of SDF ap-
plications to apply power-gating to reduce their energy con-
sumption when running on FPGAs. They use the on-board
measurement devices of the Xilinx ZC702 board for measur-
ing the power consumption and evaluating the efficiency of
their approach.
Also the work in [5] suggests an accurate power consumption
measurement utilizing the on-board power monitors which
can be found in some FPGAs for e.g. the ZC702 Xilinx
board. Typically, these on-board power monitors have a
low sampling rate to perform detailed analysis of software
applications. For e.g. one of the most modern Xilinx FPGA
boards ZC702 [10] samples the power rails with the help of
the integrated power controller Texas Instruments UCD9248
[1] every 200 µs (i.e., at a frequency of 5kHz). These sam-
pling rates are too low to measure the power consumption
of short phases of software execution on the MPSoC.
In [15] a laboratory power supply with built-in measuring de-
vice (Keithley SourceMeter 2400 ) is used. In [4, 11, 14, 20]
oscilloscopes connected to shunt resistors are used to mea-
sure power consumption. Using oscilloscopes or specialized
power measurement device can obtain accurate results with
high resolutions but having the disadvantage of high costs.
Schabbir et. al [19] presented a design flow to generate mul-
tiprocessor platforms for multiple SDFGs. In this flow, mod-
els for performance prediction are used to obtain rough esti-
mates of the periods of the SDF implementations. To eval-
uate these predictions, the MPSoC is implemented on an
FPGA and a set of SDFGs are executed. A hardware timer
in the FPGA measures the periods of the SDF applications,
so that the prediction of the measurement can be compared.
This approach has many similarities with the measurement
concept of this work. However, it only addresses the mea-
surement of time; a combined power measurement is not
considered. In addition, the measurement of the execution
time refers only to periods, rather than more fine grained
levels (e.g. measuring the delay of the actor phases).
The work in [7] dealt with the effects of parameters such
as the number of processors and the clock frequency on the
performance and the power consumption of FPGA-based
MPSoCs. For the characterization of the various system de-
signs, a timer IP that is connected via a shared bus with the
soft processors (MicroBlazes) captured the execution time.
The power consumption is not measured but estimated via
Xilinx Power Estimator (XPE) [3] tool. The impact of the
software is not covered and a detailed analysis of an SDF
application (for example, the actor phases) is not possible.
In [13] a cycle-by-cycle energy measurement in FPGAs based
on switched capacitor is presented. With the help of this
approach, a high resolution of the measured energy values
(every 20 ns) was achieved. Another measurement approach
presented in [21] also achieves a high resolution and is ca-
pable of measuring SW applications with detailed granular-
ities when running on FPGAs. In difference to the work
above, our approach introduces a hardware component on
the FPGA that flexibly trigger the power/time measurement
of the annotated running application modeled as SDFGs.
Nevertheless, it is possible to use the measurement infras-
tructure from [21] combined with our measurement concept
to analyze SDF applications.
To the best of our knowledge, no similar measurement ap-
proach was found which enables measuring the execution
time and power consumption of multiple SDF applications
at different granularity levels running on an FPGA-based
MPSoC. Especially the usage of a low-cost measurement
board (in our case the Mageec-board with hardware costs
around 50e) for measuring the power consumption of an
FPGA-based MPSoCs is novel.
3 Measurement Concept
When analyzing an SDF application in detail, the level of
measurement granularity is important. Timing and power
analysis of both sub-phases of an application behavior, as
well as its overall behavior is relevant. We define four gran-
ularity levels (from coarse to fine) that should be supported
by our approach: The System-level granularity which is in-
dependent of time. At this level, all SDFGs are repeatedly
executed, while the (average) power is measured over a pe-
riod of time. On the SDFG-level granularity, all SDFGs of
the application are analyzed one after another, giving infor-
mation about the timing (throughput or end-to-end latency)
and power usage of every SDFG1. Next, the actors of each
SDFG can be analyzed at the actor-level granularity. Here,
the analysis results are useful to analyze optimal actors to
tile mapping. Furthermore, the phase-level granularity pro-
1In terms of SDFGs, an iteration is completed when the ini-
tial tokens distribution on all its channels is restored. Having
the iteration in mind, measurements can be guided to trace
the activations of the actors leading to an iteration of the
SDFG.
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Figure 1: User-specified example inputs for the anal-
ysis: A Sobel filter modeled as a SDFG (top) repre-
senting the software application. An MPSoC (bot-
tom) with four processors and a shared memory con-
nected through a shared system bus. Each processor
has its own private memory. A mapping of the ac-
tors on the processors (matching colors and dotted
lines) and of the channels on the shared memory
(matching color green)
.
vides the most detailed analysis for every read, compute and
write phase of every actor. Again, these measurements help
optimizing the actor to tile mapping, considering the actor’s
computation and communication demands. In order to sup-
port the analysis of SDF applications at the above-defined
levels, our timing and power analysis measurement approach
requires the following inputs (see also Fig. 1):
• a specified granularity level, in which the application
will be explored,
• an MPSoC as a hardware platform implementation,
• one or more SDFGs implemented as a software appli-
cation,
• and a Mapping of the SDFG parts to the MPSoC re-
sources.
Our measurement approach analyzes the DUT according to
the chosen granularity and assigns timing and power values
to each of the identified code blocks (actor phases, whole ac-
tors, iterations). For this, each block is measured separately
and several times in a measurement scenario. By repeat-
ing each measurement, we can trace best, worst and average
timing and power results. Obviously, the measurement of
best- and worst-case values do not necessarily provide any
guarantee on lower and upper bounds. Extensions towards
a full measurement data collection (histogram) and calcu-
lation of the measurement variance are possible, but not in
the scope of this work.
3.1 Controlling the measurement
In order to tag the relevant phase of the application (e.g.
the Write phase of an actor), the corresponding application
code should be instrumented with measurement control sig-
nals. Before executing the relevant part of the application
code, the processors of the MPSoC send start signals to a
customized measurement controller (see Fig. 3). When the
execution is finished, they send stop signals. Thus, the mea-
surement controller is able to recognize the relevant phase
and to trigger the measurement process at the right time.
In general, the aim is to keep the invasiveness caused by
the code instrumentation of our approach as little as pos-
sible. This can be done by keeping the delay time of the
instructions, needed to be executed on a processor to trig-
ger the measurement control unit, minimal. Another goal
is to make the communication between processor and mea-
surement controller as fast as possible to immediately start
and stop the (power) measurement and at the same time to
avoid contention between concurrently accessing processors
when triggering the measurement controller.
In order to achieve above goals, we instrument the original
source code of the SDF application with start and stop
statements that control the measurement with the help of
a minimal set of instructions (where each control statement
costs merely 2 cycles of delay on a MicroBlaze processor).
Depending on the current scenario, the placement of these
statements in the source code varies (see Sect. Code Instru-
mentation). Of course, the execution time of the annotated
code, when run on a target processor, is now delayed in
different ways for each scenario compared to the unmodi-
fied original application code. Consequently, the applica-
tion’s timing behavior is not the same for the measurements
and the real use-case, which is undesirable for a measure-
ment approach. We coped with these timing variations by
creating delay statements (consisting of NOPs (No Opera-
tion)), that take the same amount of time as the measure-
ment control statements, when executed. After every mea-
surement, these delay statements replace the measurement
control statements automatically, enforcing the same timing
behavior in the target application as the annotated one in
the measurement scenarios. This way the annotation affects
the application equally during measurement and in the real
use case. Certainly, by doing this, the timing behavior of
the original application has been changed. However, as we
will in Sect. Evaluation these changes are of little account.
There are many ways to notify the measurement controller
about the beginning or ending code blocks to be measured.
In our measurement concept, we suggest that the processors
use their peripheral buses to send triggers to the measure-
ment control unit. On an FPGA based hardware platform,
each processor can be configured such that it has an ex-
clusive access to its own peripheral bus to avoid contention
caused by concurrent accesses of multiple processors. When
using COTS (Component-Of-The-Shelf) MPSoC as target
platform, we do not necessarily have the flexibility reserve
a peripheral bus uniquely for every processor. In that case,
the worst-case delay, which is raised by simultaneous bus
accesses of the participants (e.g. processors), must be taken
into account. In this paper, we focused on dealing with
FPGA based MPSoCs. Nevertheless, the concept can be
used as well for COTS MPSoCs/ASICS, by applying some
modifications.
3.2 Code Instrumentation
When preparing the source code of the application for analy-
sis, the first step is to insert delay statements around related
blocks of code, as it can be seen in Fig. 2. Depending on the
granularity level, the size of these blocks varies. After that,
initSDFG();
while(running) {
  compute_getPixel();
  write_getPixel();
}
initSDFG();
while(running) {
  read_GX();
  compute_GX();
  write_GX();
}
initSDFG();
while(running) {
  read_GY();
  compute_GY();
  write_GY();
}
initSDFG();
while(running) {
  read_ABS();
  compute_ABS();
}
initSDFG();
while(running) {
  start();
  compute_getPixel();
  write_getPixel();
  stop();
}
initSDFG();
while(running) {
  delay();
  read_GX();
  compute_GX();
  write_GX();
  delay();
}
initSDFG();
while(running) {
  delay();
  read_GY();
  compute_GY();
  write_GY();
  delay();
}
initSDFG();
while(running) {
  delay();
  read_ABS();
  compute_ABS();
  delay();
}
initSDFG();
while(running) {
  start();
  compute_getPixel();
  stop();
  write_getPixel();
  delay();
}
initSDFG();
while(running) {
  delay();
  read_GX();
  delay();
  compute_GX();
  delay();
  write_GX();
  delay();
}
initSDFG();
while(running) {
  delay();
  read_GY();
  delay();
  compute_GY();
  delay();
  write_GY();
  delay();
}
initSDFG();
while(running) {
  delay();
  read_ABS();
  delay();
  compute_ABS();
  delay();
}
SDFG-levelactorphaseoriginal
initSDFG();
start();
while(running) {
  compute_getPixel();
  write_getPixel();
}
initSDFG();
while(running) {
  read_GX();
  compute_GX();
  write_GX();
}
initSDFG();
while(running) {
  read_GY();
  compute_GY();
  write_GY();
}
initSDFG();
while(running) {
  read_ABS();
  compute_ABS();
  stop();
}
PE 1
PE 2
PE 3
PE 4
Figure 2: Original application code and annotated
code on different levels of granularity for a Sobel
filter application on a hardware platform with four
processing elements (see Fig. 1). As an example for
a particular measurement scenario, two delay state-
ments have been replaced by start and stop signals
(bold) on each granularity level.
each measurement scenario is created by replacing two con-
secutive delay statements with start and stop statements.
Hence, the code block in between is measured.
For evaluation, we automated this code annotation process
with the aid of a script, which transforms an XML-based de-
scription of the DUT (including the mapping of the SDFG to
the MPSoC) into an instrumented SDF compatible C-code
ready to be directly deployed the target processors. This
automation significantly speeds up the measurement proce-
dure and reduces errors due to manual implementations.
On the Phase granularity level, each code-block that per-
forms a reading, computing or writing operation, is instru-
mented by delay statements. For the Actor granularity level
a start measurement statement is put before every actor’s
read operation and a stop measurement statement is put af-
ter their write operations. When annotating on the level of
SDFG (when tracing the end-to-end latency of an SDFG),
we need to start measuring with the execution of first source
actor and stop when the last sink actor has completed its
computation. Moreover, at the SDFG-level analysis, the
measurement must start directly after the previous one is
finished, the next iteration follows directly.
In the example depicted in Fig. 1 it is easy to detect the be-
ginning and ending of an iteration of the Sobel filter SDFG.
Nevertheless, special mechanisms are necessary to deal with
SDFGs that contain more than one source or sink actors.
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Figure 3: Measurement-based approach imple-
mented on an FPGA connected to the Mageec power
measuring board. The timing is measured on the
FPGA, whereas the power is analyzed with the ex-
ternal Mageec-Board. Both parts send their results
to the measurement host computer.
The measurement must start, when the first source actor
fires. This is achieved by making each processor send a
’start measurement’ signal, before it executes a source actor
of the considered SDFG. Whenever the measurement con-
troller receives a start signal, the measurement gets started.
Any further start signals are ignored until the measurement
is stopped and can restart again. The end of the measure-
ment is recognized by stop signals. Processors send a stop
signal when they finish the execution of their last sink ac-
tor of the considered SDFG. The measurement controller
counts these incoming signals and stops the measurement
only when every processor that fires some sink actors has
indicated the end of the sink actors’ computation. Due to
the fact, that the number of required stop signals varies from
an SDFG to another, this parameter must be configured in
the measurement controller before the measurement begins.
For this purpose, we implemented a software API for con-
figuring the measurement controller (auto-restart, number
of stops etc., number of measurements etc.). Since the con-
figuration is done before the actual measurement starts, it
does not affect the measurement results (e.g. delay).
If multiple levels of granularity are required for a detailed
analysis of an SDF application, the code must be annotated
on the lowest level (phase granularity). It is always possible
to annotate the code on phase granularity to have the option
to switch the granularity without affecting previous experi-
ments. However, this configuration has the highest impact
on the (timing) behavior.
3.3 Implementation
The measurement of timing and power consumption is han-
dled in different ways (as shown in Fig. 3). The timing is
measured by a ’stopwatch’ module, which is included in the
FPGA design. Since the same clock drives the MPSoC and
the stopwatch, we can achieve a cycle-accurate time mea-
surement.
After a timing measurement is performed, the result is stored
in a buffer on the FPGA. Once enough values have been
obtained or the buffer is full, the measured values are trans-
mitted (via UART) to the computer for further analysis.
Depending on how many iterations should be covered in the
measurements, the buffer size needs to be properly chosen.
Because of this procedure, the power measurement is not
influenced by timing value transmission.
For the power measurement, we chose the external Mageec-
UART-to-USB
Converter
trigger wireUART
RxD
connections
to shunts
DDR-RAMFPGA-Core
3 measurement
points
Figure 4: Measurement system setup, consisting of
an FPGA (Digilent Nexys 4 DDR), and UART-to-
USB converter for the transmission of the timing
values and the Mageec-board for power measure-
ment.
board, because FPGA-integrated power measurement de-
vices could not cope with our high sample rate demands for
measuring short phases of the application. With a sample
rate of 84kHz the Mageec-board is qualified for this task.
However, higher sample rates are still desirable. After cus-
tomizing the device’s firmware by installing a buffer for the
measured values, the Mageec-board is able to measure quick
successions of short code blocks.
By applying the shunt resistor method for electrical current
measurement [17], the Mageec-board is able to sample the
power consumption of three devices. In our setup with the
Digilent Nexys 4 DDR (which is shown in Fig. 4), we re-
moved three ’dummy’ (0Ω) resistors (R254, R246 and R261)
from the (on-board) wiring of the FPGA-Core, FPGA-IO
and the DDR-RAM. After that, we soldered three shunt re-
sistors (10mΩ, 20mΩ and 20mΩ) into these places, which
values were most appropriate regarding the right balance
between high resolution (high values) and stable operation
of the FPGA (low values; low voltage reduction). Both ends
of these resistors are connected to the Mageec-board, pro-
viding the ability to measure the voltage at each resistor and
thus calculating the power consumption.
4 Evaluation
The timing measurement is cycle accurate by design. For
verifying this claim, we executed and measured some code
blocks with the Xilinx AXI timer. After that, we compared
these results with our own timing measurement approach
and validated their equality.
Evaluating the accuracy of the power measurement is more
challenging. On the one hand, the connection between the
measurement controller and the Mageec-board shows some
delay. On the other hand, the measured power values in-
clude some errors, because of imperfect manufacturing pro-
cesses of the integrated components (i.e. shunt resistors in
the FPGA; amplifiers and ADCs of the Mageec-board) typ-
ically having some tolerance intervals (e.g. ±5 LSB (Least
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Figure 5: Invasiveness impact due to code instru-
mentation with delay statements. The higher the
complexity (execution cycles per actor), the lower
the percentage impact. The Sobel filter with a 3x3-
mask (which is a rather simple application) needs
an average of 1820 cycles per execution of an actor,
which is increased by 0.44% when the code is anno-
tated on phases granularity (δ1) and 0.22%, when it
is annotated on the actor-level granularity (δ2).
Significant Bit) for the ADC). With the help of the corre-
sponding data-sheets the latter amounts to ≈ 5%. Each sig-
nal, when sent by the measurement controller and received
by the Mageec-board, has a delay 25 cycles in the worst-case.
Hence, the beginning and the ending point of the power mea-
surement may be 25 cycles (referring to a 100MHz design)
late and may include 25 cycles of the following (not ought
to be measured) code block.
Due to the sample rate of the Mageec-board, which is lower
than the 100MHz clock of the MPSoC, the shortest code
block noticeable for power measurement must be at least
1200 cycles (on a 100MHz system). The Mageec-board is
not capable of measuring shorter code blocks, which is the
case in some of the measurements taken in table 1 (see ’n/a’).
As mentioned in the concept description, the code annota-
tion will permanently be present in the application, even
after the analysis. The comparison between original and
annotated code shows, that the delay depends on the mea-
surement granularity and the complexity of the actors in the
SDFGs (as shown in Fig. 5). If we analyze a very simple So-
bel filter application with a 3x3 mask on phases granularity,
the code annotation increases each actor’s execution time
by 0.44%. Considering a more complex Sobel filter with a
9x9 mask the annotation on phases granularity increases the
execution time by less than 0.1%.
For demonstrating the benefits of our approach, we con-
structed two experiments. Both of them employ the hard-
ware platform shown in Fig. 1, realized with the following
Xilinx modules: MicroBlazes processors, AXI4 interconnect
(as system bus), AXI4 streaming interconnect (as periph-
eral bus that is connected the measurement controller on
the FPGA), AXI BRAM controller and block memory gen-
erator (for the shared memory).
In the first experiment, a full detailed analysis of a Sobel fil-
ter application on a quad-core MPSoC with the fixed map-
Table 1: Analysis of a Sobel filter with a 9x9 mask
on a quad-core MPSoC on phases granularity.
phase exec. time [cyc.] power [W]
best avg. worst best avg. worst
getP. comp. 7875 7948,5 8055 0.5536 0.5978 0.6347
write 15079 15274.9 15460 0.5415 0.5643 0.5854
GX read 17664 18356.9 22582 0.5407 0.5596 0.5790
comp. 4575 4575.0 4575 0.5403 0.6162 0.6787
write 282 285,1 299 n/a n/a n/a
GY read 17664 18390.1 29939 0.5419 0.5611 0.5798
comp. 4575 4575,0 4575 0.5387 0.6135 0.6780
write 282 285,2 294 n/a n/a n/a
ABS read 20126 23174.7 34855 0.5418 0.5556 0.5754
comp. 52 52.0 52 n/a n/a n/a
ping as in Fig. 1 was performed. Each scenario takes around
1 minute to be measured. The entire measurement proce-
dure took around 40 minutes, including the instrumenta-
tion of the source code and the configuration of the software
projects in Xilinx SDK. Table 1 shows the results. Contrary
to our expectations, we notice that the actors GX and GY
take more than nine times longer to read 9 tokens than to
write 1 token. The reason for this may be the bus arbitra-
tion and polling wait times for these actors. In general, the
computation times are rather small compared to the com-
munication (read and write) times.
The second experiment uses the same hardware platform
but explores different mappings of two SDFGs (see table
2): a Sobel filter with a 9x9 mask (actors getPixel, GX, GY
and ABS) and a JPEG encoder (see SDFG in [19]) (actors
getMB, CC, DCT and VLC). The actors on every processor are
scheduled in static order. However, dynamic scheduling is
also supported by our approach but was not tested. All
the channels (FIFO-buffer) used for communication between
actors were put into the shared memory of the MPSoC to
invoke contention on the shared bus.
The results of the measurements on SDFG-level granularity
under different mappings are shown in the Pareto chart in
Fig. 6. We can distinguish two groups of mappings of the
Sobel filter in Fig. 6. The first group (seen at the bottom-
right of Sobel Pareto in Fig. 6) includes mappings 2, 5, and
6 where the faster SDFG (Sobel filter) actors have a lower
priority on the processing elements or have to wait for the
slower SDFG (JPEG encoder) actors to finish, before it can
finish its own iteration. In the other mappings the SDFGs
do not depend on each other and the Sobel filter can reach
better end-to-end latency times around 40000 cycles (map-
pings 1, 3, 4 and 7). Good timing results can be achieved
with mapping 1, where the Sobel filter iteration takes an
average of 35963 cycles and the JPEG encoder takes 294906
cycles. However, due to the high processor activity and only
few waiting times (for polling), the power usage is high in
comparison to the other (slower) mappings. The 7th map-
ping makes use of only two cores, reducing the power but
increasing the cycles needed per iteration.
5 Conclusion
In this paper, we presented a methodology to measure the
timing behavior and the power consumption of synchronous
data flow applications mapped to FPGA-based MPSoCs.
Table 2: Different mappings of Sobel filter and
JPEG encoder actors on a quad-core MPSoC for
evaluation.
mapping tile 1 tile 2 tile 3 tile 4
map 1 getPixel GY getMB DCT
GX ABS CC VLC
map 2 getPixel GX GY ABS
getMB CC DCT VLC
map 3 getPixel GX getMB CC
ABS GY VLC DCT
map 4 getPixel GX getMB CC
GY ABS DCT VLC
map 5 getPixel getMB GY DCT
CC GX VLC ABS
map 6 getPixel getMB GX CC
DCT GY VLC ABS
map 7 getMB getPixel
CC GX
DCT GY
VLC ABS
We showed the viability of our approach being able to mea-
sure the timing of SDFAs at cycle accuracy with the help of
a customized measurement controller. Because the probes
used for triggering the measurement unit is replaced by
NOP-operations with equivalent timing impact, the behav-
ior of the measured software will not change significantly
in the usage field. Our power consumption measurement
comes with a very low cost solution and is easily applicable
to any kind of hardware platform that allows accessing the
power supply interconnects. In the image-processing use-
case shown, we demonstrated the benefits of our approach
allowing the construction of a Pareto chart of different map-
pings of actors to the tiles (of the MPSoC) for obtaining
power and timing optimal implementations. Due to lim-
itations of the measurement device using low cost ADCs,
our methods works best with measurements at levels above
phases granularity. This could be improved in the future by
using alternative measurement devices with higher resolu-
tion (such as the one in [21]).
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